ABSTRACT Beyond 65FD-SOI, 28FD-SOI, and 22FD-SOI production granted technologies, SmartCut TM development supports both advanced FD-SOI and low temperature SOI roadmaps. Ultrathin SOI and BOX materials developments are reported, including 4-nm SOI and 15-nm BOX layers, with performances close to production-grade (SOI layer thickness variation at wafer and device scale, SOI layer defect density).
I. INTRODUCTION
In the post smartphone era, the Internet of Thing (IoT), wearable electronics and automotive are big drivers for the growth of the semiconductor market. To achieve complex, miniaturized, ultra-low power and highly reliable circuits and to maintain sufficient performance and cost-effective solutions, planar Fully Depleted Silicon-On-Insulator (FD-SOI) on ultra-thin Buried Oxide (BOX) demonstrates benefits and capabilities through 28FD and 22FD technologies [1] . Recently Renesas' FD-SOI validation of SOTB TM Energy Harvesting Chipset (ultra-thin BOX, down to 15nm) confirmed extreme low power performance, including both low active current of 20 µA/MHz and deep standby current of 150 nA [2] .
In support of Moore's Law evolution beyond such already available 2D technologies, researchers are developing advanced Silicon-On-Insulator (SOI) processes to pursue a digital roadmap from planar devices to 3D integration. 3D integration will help to address several challenges: integration of multiple types of devices including specialized components, continuous footprint improvement as well as optimization of performance and cost [3] .
Packaging and sequential integrations both represent options to consider for 3D. Sequential integration is very attractive to increase circuit functionality with high device density per chip without requiring further reduction of the single device dimensions. However, one of the most critical challenges of 3D sequential integration is the management of the process thermal budget [4] . The top tier device thermal budget needs to be reduced to avoid degradation of the bottom devices, the interconnects and the bonding interface [5] . In parallel, most of the reported researches propose the transfer of a silicon layer to support the top tier device preparation thanks to an SOI wafer bonding and grinding process. It benefits from the SOI layer thin film uniformity and crystal quality to drive the transferred silicon layer quality but with a cost impact related to the full SOI wafer consumption. In order to take advantage of the SmartCut process to transfer at reduced cost a high quality, highly uniform crystalline layers, as demonstrated on bulk as on device wafer [4] , we propose the use of a new Low Temperature SmartCut process as an alternative option for 3D integration. Figure 1 shows how the Soitec Digital SOI product and wafer specification portfolio enables CMOS technology scaling. From 65FD down to 12FD technologies, this portfolio is based on unstrained ultra-thin SOI and BOX layers with adapted crystal orientations. BOX layer thickness varies between 15 and 25 nm. Precise silicon thickness control requires a SOI layer thickness variation as low as +/−5 Angstrom, already demonstrated in high volume production mode. For advanced technologies nodes beyond 12FD, extremely thin BOX and/or SOI layers, always maintaining a tight control of the SOI and BOX thickness variations, are proposed in development phase. Surface defectivity inspection threshold will need to be adjusted according to the SOI and BOX layer thicknesses, due to stack reflectivity sensitivity on ultra-thin layers [6] . Ultra flat wafer characteristics help to support advanced lithography requirements. Such advanced SOI not only applies to BOX layer thickness down to 15nm but also to extremely thin SOI layers in the 5 nm range. Although similar results have recently been published [7] , [8] , this paper presents new results validating substrate performances and compatibility delivering integration-grade requirements.
II. FROM CONVENTIONAL FD-SOI TO ADVANCED SOI AND 3D INTEGRATION
Low temperature layer transfer supports 3D sequential integration. As an input, after some work considering a 600 • C thermal limitation [9] , a device prepared with a maximum processing temperature of 525 • C already demonstrated performances in line with state-of-the-art, conventional high temperature, silicon technology [5] , [10] . Other works highlight a mandatory 500 • C thermal budget limitation for 3D Sequential Top MOSFET fabrication [4] , [11] . Therefore, we investigated the use of low temperature layer transfer, compliant with such above 500 • C max requirement, to deliver extremely thin, uniform and smooth SOI layers. This paper reports on our findings from such transfer demonstrations on bare handle materials. 
III. SMARTCUT ENABLES ULTRA THIN LAYERS AND 3D INTEGRATION
The SmartCut process adapted to FD-SOI substrate preparation, as schematically shown on Figure 2 , has already been published [12] . This process is based on wafer bonding of an implanted defect free donor substrate on a handle wafer, and requires extensive optimization including implant and thermal treatment process steps to transfer highly uniform, extremely thin SOI layers on ultra thin BOX. Such dedicated FD-SOI process flow considers a high temperature smoothing option for wafer finishing, delivering ultra-thin SOI and BOX layers with ultra-low roughness according to Mullins-Herring surface diffusion model [13] . Such surface roughness is associated to an optimal FD-SOI thickness variability at device scale. Dedicated Differential Reflectivity Measurement (DRM) metrology has also been developed [14] in order to measure this SOI thickness variation at the device scale. For ultra-thin SOI and BOX layers reported in this paper, DRM measurement wavelength has been determined versus SOI and BOX layers reflectivity to be more suitable than conventional surface roughness to evaluate channel thickness (thus electrical transistor) variability.
For 3D integration, SmartCut process is adapted (Fig. 3 ) in order to transfer at low temperature ultra-thin layers compatible with fully depleted requirements, in particular with excellent device scale variability. This process option includes the use of engineered, epi processed donor wafers. The epitaxy process on conventional bulk material allows creation of a first Silicon-Germanium layer, to be used as an etch stop layer after SmartCut splitting. Then a subsequent Si layer, defined accordingly to SOI film thickness target, is epitaxied. Implant, surface preparation, bonding (on bulk handle material) and splitting process steps, all being compliant with low temperature requirement, benefit from conventional FD-SOI experience. Finishing process includes selective etching to recover SOI layer, with an epitaxy driven final thickness uniformity and roughness [15] . 
IV. ULTRA-THIN SOI AND BOX FOR ADVANCED SOI
Thanks to process step optimization through FD-SOI process flow, including oxide growth, cleaning, etc before splitting and high thermal treatment during SOI finishing [16] , BOX evolution can be managed in order to deliver a wide range of final thicknesses down to 15 nm (Transmission Electron Microscopy [TEM] cross section on Figure 4 ) or less [7] . By combining process steps optimizations including implant, splitting, smoothing and thinning, it is possible to prepare an SOI layer with a thickness as low as 4nm. Figure 5 shows a typical TEM cross section of such a layer with less than 10 SOI atomic crystalline lattices between native and buried oxide layers [8] .
Beyond layer thickness at the wafer level, SOI variation within wafer and at device scale are known to be critical versus transistor V t variability [17] . Therefore, from an SOI layer variability perspective, figures 6 and 7 confirm that a 4 nm thick SOI layer performs similarly to productiongrade 12nm thick 28FD-SOI and 22FD-SOI. Regarding within wafer (WiW) SOI thickness variation, figure 6a confirms that WiW SOI layer Range is similar on a 4nm thick sample than on a 12nm thick 22FD-SOI sample. Less than a 1 nm WiW SOI thickness variation is measured by ellipsometry. Figure 6b shows ellipsometry high density thickness mapping of 4nm thick SOI layer and confirms excellent product uniformity on the whole 300mm wafer surface.
DRM measurement allows for device scale thickness variation consideration through 6 sigma performance. Figure 7 (a) compares and validates that the same measure of local SOI layer thickness variability results for both a 4nm thick SOI sample and for a 22FD-SOI production VOLUME 7, 2019 865 sample. Figure 7 (b) shows a typical DRM scan image of a 4nm thick SOI sample. Beyond SOI layer thickness variability, even device yield during the development phase requires consideration of SOI layer integrity, and therefore surface defectivity. Figure 8 shows (a) a typical KLA Tencor SP5 @ 50nm threshold mapping of a 4nm thick SOI layer, (b) a typical KLA Tencor SP5 @ 60nm threshold mapping (such inspection limit being driven by SOI and BOX stack physical reflectivity) of a 3nm thick SOI layer, and (c) a typical KLA Tencor SP2 mapping of a 4nm SOI layer after a 30min HF decoration protocol. With the exhibited defect density below 0.05/cm 2 , these results confirm how an adapted SmartCut process delivers high integrity of ultra-thin SOI layers.
V. LOW TEMPERATURE FD-SOI FOR 3D INTEGRATION
Thanks to engineered donor preparation, bonding and selective etch finishing, ultra-thin SOI (12nm) and BOX (20nm) layers are prepared without need for high temperature smoothing or sacrificial oxidation processes. As such, the post bonding process can be restricted to typical 500 • C.
In addition to the benefits of low temperature processing for a 3D integration scheme, we demonstrate that SOI layer thickness variability, over the full spatial wavelength spectrum from device to wafer scale, is driven by the donor epitaxy performance and conforms to Fully Depleted channel device variability requirements. Figure 9 shows Atomic Force Microscopy (AFM) roughness performance, through 30 × 30 µm 2 scan (a) and Power Spectral Density (b). RMS of 1.0 and 0.9 Å are measured on high temperature and low temperature process options respectively. DRM measurements on 12 nm SOI/20 nm BOX samples with both finishing options, performed to evaluate the device scale SOI layer thickness variation, confirm excellent performance of the low temperature process option (6 sigma << 5Å).
Following a similar evaluation and development path to one used for advanced FD-SOI, low temperature SmartCut is also evaluated through SOI and BOX layer thickness uniformities. Figure 11 shows (a) BOX and (b) SOI layers 41 points 866 VOLUME 7, 2019 ellipsometry thickness mapping, on a 12 nm SOI/20nm BOX sample. Thanks to this low temperature process, avoiding any high temperature influence on BOX layer, as described in [16] , BOX layer variability is primarily driven by thermal oxide growth, thus demonstrating a within wafer uniformity << 10 A. Additionally, SOI layer thickness variability is mainly driven by Epi performance on the engineered donor wafer, thanks to this low temperature process. Figure 12 shows typical KLA Tencor SP3 @ 65nm threshold defect mapping, as measured on 12/20 low temperature sample at the R&D stage. Defect density on this early development product already demonstrates less than 0.1 defect/cm 2 performance.
VI. CONCLUSION
On the path to advanced FD-SOI materials, ultra-thin SOI (down to 4nm) and BOX (down to 15nm) layers are delivered with close-to-production performances thanks to optimized SmartCut FD-SOI process. To support 3D sequential integration, layer transfer at low temperature (< 500 • C) is demonstrated thanks to an adapted SmartCut process. Next research step will confirm this capability with low VOLUME 7, 2019 867 temperature layer transfer on patterned substrate for 3DS device assessment.
